



Inês de Oliveira Martins

Licenciada em Ciências de Engenharia de Micro e Nanotecnologias

## Parylene C as substrate, dielectric and encapsulation for flexible electronics applications

Dissertação para obtenção do Grau de Mestre em  
Engenharia de Micro e Nanotecnologias

Orientadora: Professora Doutora Joana Dória Vaz Pinto,  
Professora Auxiliar, FCT-UNL

Júri:

Presidente: Professor Doutor Rodrigo Fernão Paiva Martins

Arguente: Professor Doutor Henrique Leonel Gomes

Vogal: Professora Doutora Joana Dória Vaz Pinto



FACULDADE DE  
CIÊNCIAS E TECNOLOGIA  
UNIVERSIDADE NOVA DE LISBOA

Setembro 2017



### **Parylene C as substrate, dielectric and encapsulation for flexible electronics applications**

Copyright © Inês de Oliveira Martins, Faculdade de Ciências e Tecnologia, Universidade Nova de Lisboa.

A Faculdade de Ciências e Tecnologia e a Universidade Nova de Lisboa têm o direito, perpétuo e sem limites geográficos, de arquivar e publicar esta dissertação através de exemplares impressos reproduzidos em papel ou de forma digital, ou por qualquer outro meio conhecido ou que venha a ser inventado, e de a divulgar através de repositórios científicos e de admitir a sua cópia e distribuição com objetivos educacionais ou de investigação, não comerciais, desde que seja dado crédito ao autor e editor.



*“Never let your fear decide your fate.”*

— Awolnation - Kill your heroes



## Acknowledgement

Parece que chegou ao fim mais uma longa etapa que só se tornou possível devido ao contributo de pessoas com quem convivi ao longo destes anos e particularmente ao longo destes meses.

Em primeiro lugar quero agradecer à minha instituição, a Faculdade de Ciências e Tecnologia da Universidade Nova de Lisboa, e ao Departamento de Ciências dos Materiais que me fizeram crescer como pessoa e como estudante.

Queria também agradecer ao professor Rodrigo Martins e à professora Elvira Fortunato pois sem eles não existiria a oportunidade de me formar no curso de Engenharia de Micro e Nanotecnologias, nem a possibilidade de desenvolver os meus conhecimentos num local tão privilegiado como o CENIMAT.

Um especial agradecimento à minha orientador Joana Pinto por toda a dedicação, paciência e orientação ao longo da realização desta tese. É com toda a certeza que digo que não é possível existir melhor orientadora. Obrigada pela motivação, pela confiança e por sempre acreditar em mim.

Gostaria também de agradecer ao grupo de trabalho, nomeadamente ao professor Pedro Barquinha, professora Rita Branquinho e professor Rui Igreja por todas as opiniões e críticas que contribuíram para a concretização deste trabalho.

A toda a equipa do CENIMAT pelo bom ambiente e espírito de entreajuda. Aos meus colegas do open space por toda a diversão e brincadeira, bom ambiente e festa, mas também pela ajuda que sempre disponibilizaram ao longo dos meses. Um especial agradecimento ao Emanuel por estar sempre disponível a ajudar e tirar qualquer dúvida.

Aos meus compinchas do almoço Cátia, Tiggus e Pinela, por ouvirem as minhas queixas e lamurias. Um agradecimento muito especial à Cátia que sempre me acompanhou e ajudou ao longo deste percurso sempre com uma musiquinha para cantar.

À minha família da Caparica, Chico, Xana, Alex, Jolu, Crespo e David obrigado por estes 5 anos, que venham muitos mais.

Às minhas grandes amigas piteckas, que apesar de longe estão sempre presentes, em particular à Rita e à Ticas pela amizade e por me compreenderem sempre que reclamava. Aos meus amigos de infância, Hugo, Nani e Mónica por todo apoio e amizade ao longo da vida.

Obrigada Viorel por todo o apoio e força especialmente durante este semestre, sei que consigo ser muito chata, mas tu aturas-me sempre, obrigada por isso.

À minha família que se interessa pelo que faço mesmo sem perceberem. Em particular à minha irmã e à minha mãe por serem os meus exemplos. Obrigado mãe por tornares tudo isto possível e por sempre me apoiares em tudo sem nunca duvidares das minhas escolhas. Sem as tuas palavras de motivação e carinho teria sido muito mais difícil alcançar esta meta.





## Abstract

Flexible electronics have received a lot of attention in recent days due to the several possible applications that can be envisaged. The aim of this work was to produce thin film transistors (TFTs) fully conformal and flexible suitable for skin electronics applications. For that, parylene C was used as a flexible substrate and, since parylene has good electrical properties, being a good insulator, it was also used as dielectric and encapsulation layers of the TFTs, combining all parylene C qualities in one device.

Parylene is a semicrystalline polymer, so to study how some parameters such as thickness and temperature influence the crystallinity, X-ray diffraction (XRD) analysis was performed.

For parylene as TFT dielectric layer it was concluded that the optimum thickness was between 200 and 300 nm, reaching TFT mobilities between 10 and 15 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup>, ON/OFF ratio higher than 10<sup>6</sup> and low leakage current smaller than 10<sup>-10</sup> A. The use of parylene as a encapsulation layer improves the behavior of the TFTs with more stability and less variability between similar devices. The use of parylene as a substrate does not affect greatly the performance of the devices being a promising material for electronic skin due to its conformal properties. Finally, the peel off of the films was studied and it was concluded that the better option consists in depositing a polyvinyl alcohol (PVA) film at the glass carrier before the parylene substrate deposition.

**Keywords:** Parylene C, Organic dielectric, TFTs, Flexible electronics, Electronic skin



## Resumo

A eletrônica flexível tem recebido muita atenção nos últimos anos devido às possíveis aplicações que permite antever. O objetivo deste trabalho foi criar transístores de filme fino (TFTs) completamente conformáveis e flexíveis aptos para aplicações do tipo skin electronics. Para isso utilizou-se parileno C como substrato flexível e, uma vez que o parileno tem boas propriedades elétricas sendo um bom isolante, foi também utilizado como camada dielétrica do TFT e como camada de passivação, combinando assim todas as qualidades do parileno C num único dispositivo.

O parileno é um polímero semicristalino, e foram feitas análises de difração de Raios-X (DRX) de forma a avaliar como certos parâmetros influenciam a cristalinidade, tais como temperatura e a espessura do filme.

Para a camada dielétrica do TFT obteve-se uma espessura ótima entre os 200 e 300 nm, atingindo-se mobilidades nos TFTs entre 10 e 15  $\text{cm}^2\text{V}^{-1}\text{s}^{-1}$ , razões On/Off superiores a  $10^6$  e correntes de fuga reduzidas, inferiores a  $10^{-10}$  A. Como camada de passivação o parileno mostrou melhorar o comportamento dos TFTs e quando usado como substrato não interfere no desempenho dos dispositivos sendo um material promissor para dispositivos do tipo pele eletrônica. Por fim fizeram-se testes de descolagem dos filmes de parileno e concluiu-se que a melhor opção consiste em depositar uma camada de álcool polivinílico (PVA) no vidro de suporte antes da deposição do parileno como substrato.

**Palavras-chave:** Parileno C, Dielétrico orgânico, TFTs, Eletrônica flexível, Pele eletrônica



## Abbreviations

CENIMAT	<i>Centro de Investigação de Materiais</i>
CVD	Chemical Vapor Deposition
e-skin	Electronic skin
FET	Field Effect Transistor
IGZO	Indium Gallium Zinc Oxide
MIM	Metal-Insulator-Metal
PPX	Poly(para-xylylenes)
PVA	Polyvinyl Alcohol
RFID	Radio-Frequency Identification
SEM	Scanning Electron Microscopy
TFT	Thin Film Transistor
UV	Ultraviolet
XRD	X-ray Diffraction



## Symbols

$\varepsilon_0$	Vacuum permittivity
$\kappa$	Dielectric constant
$\mu_{FE}$	Field-effect mobility
$\mu_{Sat}$	Saturation mobility
$\rho$	Resistivity
A	Area
C	Capacitance
C/A	Capacitance per unit area
C <sub>i</sub>	Gate dielectric capacitance per unit area
d	Dielectric thickness
f	Frequency
$g_m$	Transconductance
I	Current
I <sub>DS</sub>	Drain to source current
I <sub>G</sub>	Leakage/gate current
I <sub>Sat</sub>	Saturation current
J	Current density
L	Channel length
m	Mass
ON/OFF	Ratio between the maximum of I <sub>DS</sub> and the minimum
S	Subthreshold slope
V	Voltage
V <sub>DS</sub>	Drain to source potential
V <sub>GS</sub>	Gate voltage
V <sub>ON</sub>	Turn-on voltage

$V_T$	Threshold voltage
$W$	Channel width



# Table of Contents

Motivation and Objectives _____	xxiii
1. Introduction _____	1
1.1 Flexible electronics _____	1
1.2 Parylene _____	2
1.3 Operational principle of TFT _____	3
1.4 Hybrid TFTs _____	5
2. Materials and Methods _____	7
2.1 Production Techniques _____	7
2.1.1 Parylene Deposition System (CVD) _____	7
2.2 Characterization Techniques _____	8
3. Results and Discussion _____	9
3.1 Parylene C Characterization _____	9
3.1.1 Mass-thickness calibration _____	9
3.1.2 Structural Characterization _____	10
3.1.3 Mechanical characterization _____	12
3.1.4 Electrical characterization _____	13
3.2 Parylene as dielectric on TFTs _____	15
3.2.1 Thickness study _____	15
3.2.2 UV-Ozone surface treatment _____	18
3.2.3 Top Gate vs Bottom Gate structures _____	20
3.3 Parylene as encapsulation layer _____	22
3.4 Parylene as substrate _____	23
3.5 Peel off from the carriers _____	25
3.6 Parylene as dielectric, encapsulation and substrate _____	27
4. Conclusions and Future Perspectives _____	29
References _____	31
Appendix A _____	35
Appendix B _____	37
Appendix C _____	39



## List of Figures

Figure 1.1-Three most common parylene types. Adapted from [17] .....	2
Figure 1.2 -Different TFT structures. From [28].....	3
Figure 1.3 – Typical TFT curves. a) transfer curve, b) output curve .....	5
Figure 2.1 - Parylene deposition system. From [41]. .....	8
Figure 3.1 - Calibration of the parylene deposition system. Relation between the dimer mass and the parylene film thickness.....	9
Figure 3.2 - Diffractogram from XRD analysis for different parylene thicknesses .....	10
Figure 3.3 –In situ XRD analysis with temperature. a) Diffractograms for different temperatures. b) Dependence with temperature of the intensity and width of the parylene peak. c) Dependence with temperature of the angle $2\theta$ of the parylene peak.....	11
Figure 3.4 - Stress/strain curve of parylene.....	12
Figure 3.5 – Study of the electrical properties of the MIM capacitors. a) Relation between capacitance and area for different parylene thicknesses. b) Capacitance per unit area-thickness for different sizes capacitors. c) Influence of electric field on the current density for the $1.5 \times 1.5 \text{ mm}^2$ size capacitor with $0.96 \mu\text{m}$ thick parylene and photograph of MIM capacitors fabricated. d) Relation between capacitance per unit area and frequency for $1.5 \times 1.5 \text{ mm}^2$ size capacitor with $0.96 \mu\text{m}$ thick parylene. ....	14
Figure 3.6 – Transfer curves of the TFTs using different dielectric thicknesses; a) corresponding to 0.2g of dimer. b) corresponding to 0.5g of dimer. c) corresponding to 1.0g of dimer. d) corresponding to 1.5g of dimer .....	17
Figure 3.7- Electrical characterization of the TFTs with a dielectric thickness corresponding to 0.3g dimer mass. a) Output curve. b) Transfer curve. ....	18
Figure 3.8- Transfer curves of TFTs with $V_{DS}=7V$ , from UV-ozone tests performed before parylene deposition with different exposure times: a) no exposure; b) 5 min; c) 15 min and d) 30 min.....	19
Figure 3.9 - Transfer curves of bottom gate configuration and top gate configuration. a) Bottom gate configuration characterized after the production, representation of all layers of the device from [43], b) Top gate configuration characterized after the production, representation of all layers of the device from	

[43], c) Bottom gate configuration characterized after one month, d) Top gate configuration characterized after one month. ....	21
---	----

Figure 3.10 – Bottom gate samples after the high temperature annealing, formation of the bubbles on the contacts and channel.....	22
---	----

Figure 3.11 – Electrical characterization of TFTs, a) without encapsulation layers, b) after the deposition of parylene encapsulation layer .....	23
---	----

Figure 3.12 – Transfer curves of a TFT with a $V_{DS}=7V$ . a) on corning glass substrate, b) on parylene substrate.....	24
--	----

Figure 3.13- Substrate cracks due to heating. a) Optical microscope image of the edge of the substrate. b) SEM image of the parylene substrate among the TFTs .....	25
---	----

Figure 3.14 – Photograph of the peel-off method with the Kapton tape.....	26
---	----

Figure 3.15- Peel-off of a sample with a PVA film under the parylene C, different phases of the peel-off. ....	26
--	----

Figure 3.16 – Parylene film with 1 $\mu m$ thick as substrate with TFTs.....	27
--	----

Figure 3.17 - TFT's schematic with the thickness of all parylene layers defined.....	27
--	----

Figure 3.18 – Electrical characterization of TFTs, a) before the peel-off of the substrate, b) after the peel-off. ....	28
---	----

FigureA.0.1 – Schematic of the several depositions during the TFTs fabrication .....	35
--	----

Figure B.0.1 - Shadow mask used to produce the MIM capacitors. ....	37
---	----

Figure B.0.2 - Shadow mask used to accede the contacts by dry etching.....	38
--	----

## List of Tables

Table 3.1- Electrical characterization of MIM capacitors with five different insulator thicknesses, for the capacitor size $1.5 \times 1.5 \text{ mm}^2$ .....	13
Table 3.2 – Electrical characterization of TFTs with different parylene dimer masses and consequently different dielectric thicknesses. ....	16
Table 3.3 – Electrical characterization of TFTs with different UV-ozone exposure times.....	19
Table 3.4 - Electrical characterization of the bottom gate sample one month after the production. .	21
Table 3.5 – Parameters extracted from the electrical characterization of the TFTs before and after the encapsulation.....	23
Table 3.6 - Parameters extracted from the electrical characterization of the TFTs on corning glass and on parylene C substrate.....	24
Table C.1 – Transfer curves of the TFTs produced for the thickness study of the dielectric layer, on the left the best TFT for each thickness and each size, on the right all the TFTs for each condition. ..	39
Table C.2 – Parameters extracted from the TFTs produced for the thickness study of the dielectric layer. ....	43



## Motivation and Objectives

Parylene C is a polymer with very well-known properties and used mainly as a good encapsulation material especially for biomedical applications since it is an inert biocompatible and biostable material, and is also a good barrier to the diffusion of atmospheric species [1–4].

In the past years it has received attention as a gate dielectric for thin-film transistors (TFTs), mainly in organic devices due to parylene C good electrical properties [5–9].

Other properties of interest of parylene C is the flexibility, bendability and conformability. These characteristics allows it to be used as substrate in numerous applications, for example large-area flexible displays, RFID tags and flexible sensors that can be applied in wearable electronics, smart labels or electronic skin [10–12].

For flexible electronics, normally organic layer materials are used not just for the dielectric but also for the substrate and active layers due to interface and compatibility between the layers [2, 5, 7, 8].

Even though organic TFTs are receiving a lot of attention they have some flaws mostly because of the organic semiconductor used, such as their low mobility and instability. These can be overcome by combining inorganic semiconductors, like mixed metal oxides such as In-Ga-Zn-O (IGZO) having high mobility, and organic insulators making an hybrid device [13].

The main purpose of this dissertation is to combine all the advantages of parylene C in one device (in this case a TFT) using IGZO as the semiconductor and parylene C layers as the substrate, the dielectric and the encapsulation layer. For that, a study of the electrical and physical properties of the material will be conducted, and through MIM capacitor structures, the electrical properties such as dielectric capacitance and current density will be studied.

Then, TFTs will be produced using parylene C as dielectric and different processing conditions will be studied to optimize the performance of the device. Hereafter the implementation of parylene C as a encapsulation layer and a substrate will be conducted, in order to achieve a fully conformable, encapsulated and high performance device suitable for flexible applications such as skin electronics. Strategies to peel-off the substrate of parylene C membranes from substrate carriers will be also studied.





# 1. Introduction

## 1.1 Flexible electronics

Flexible electronic circuits, using thin-film transistors (TFTs) have received increasing attention in the last decades once devices started to be produced on polymeric substrates at very low cost [12].

Flexible can mean many qualities: bendable, conformally shaped, elastic, lightweight, roll-to-roll manufacturable, and large-area [12]. These qualities allow various possible applications, such as large-area flexible displays, RFID tags, wearable electronics, and biomedical devices for example e-skin sensors. These applications are not possible with wafer-based electronics because silicon based technology are rigid and fragile, require sophisticated microfabrication techniques such as high temperature and high vacuum processing steps. In addition the cost of production is very high so it is normally applied to small area devices [2, 5, 10, 13, 14].

The flexibility of the devices does not rely only on the substrate since all the materials used to fabricate the device must comply with bending to some degree without losing their function [12].

There are two approaches to make flexible electronics, one is to transfer the completed circuit to a flexible substrate and the other is to fabricate the devices or circuits directly on the flexible substrate [12, 14].

The first flexible device reported in 1960s was a solar cell, and the approach used to produce the solar cell was the transfer technique: the solar cell was fabricated on a Si wafer that were first thinned to 100  $\mu\text{m}$  and then they were transferred and bonded to a flexible substrate [14, 15].

In this dissertation, the method that will be used to fabricate the TFTs will be the second approach producing the device directly on the parylene C substrate. This approach requires more attention because the processing steps need to be compatible with the polymer substrate, as an example the process temperatures need to be low so it can be tolerated by the polymer [12, 14].

The substrate needs to be bonded to a rigid carrier such as glass or silicon wafer during the processing because organic polymers typically have high coefficient of thermal expansion and low dimensional stability, and this strategy will improve the dimensional stability [16]. Other reason for the need of the rigid carrier is the thin thicknesses that are desired for some applications.

After the substrate is bonded with the rigid carrier, the devices are fabricated using standard microfabrication methods and, the last step will be to remove the polymeric substrate from the carrier wafer [14].

## 1.2 Parylene

Parylene is a common generic name for poly(para-xylylenes) polymers also known as PPX, and are part of a family of semi-crystalline thermoplastic polymers [17, 18]. Parylene consists of a linear chain of benzene rings with two methylene groups replacing 2 hydrogen atoms on opposite sides of the benzene ring serving as coupling links for the polymer [19].

There are over 20 parylene derivatives depending on the molecules that replace some of the hydrogen atoms but the three most common types of parylenes, are presented on Figure 1.1, they are parylene D with two chlorines on the benzene ring, parylene C with one chlorine on the benzene ring and parylene N with no chlorines on the benzene ring [17, 20].




Figure 1.1-Three most common parylene types. Adapted from [17]

The discovery of the parylene polymer was made by Michael Szwarc in 1947 as one of the thermal decomposition products of the common solvent p-xylene at temperatures over 1000°C. Summing up, Michael Szwarc deduced that it had been formed p-xylylene by the polymerization of p-xylene [21, 22].

The reaction done by Szwarc had a small reaction yield, and in 1960s William Gorham developed an more efficient alternative to the Szwarc method that involved the pyrolysis of the dimer form of the material [17, 22].

Nowadays the method in use is the Gorham vapor-deposition process, being the method used in this dissertation to deposit parylene C, that is the most popular type of parylene due to his properties and cost.

The deposition of parylene allows coating any geometry with a uniform and conformal thickness, making parylene C a pin hole free material [14].

Physically, parylene C has a lot of similarities with most of the polymers, it is lightweight, flexible, mechanically strong and optically transparent [9, 14, 18]. Additionally, it is a good barrier to moisture and gases due to his low permeability, it has good dielectric properties and does not react with most chemicals [18, 23, 24]. Another advantage of parylene C is its biostable and biocompatible characteristics [24, 25].

In this dissertation, the most important characteristics of parylene are the low water uptake and gas permeability once it will be used as encapsulation layer, the production pinhole free films with a dielectric constant ( $\kappa$ ) of approximately 3.15, making parylene C a good option for the dielectric layer

of the TFTs and the mechanical properties such as flexibility and high mechanical strength for substrate applications.

### 1.3 Operational principle of TFT

A TFT is a field effect transistor (FET) with three terminals the gate, source and drain. It has a semiconductor layer between the source and the drain electrodes and a dielectric placed between the gate electrode and the semiconductor [26]. The gate controls the current that flows between the source and the drain depending on the electric field applied vertically where, the current modulation is achieved by the capacitive injection of carriers close to the dielectric and semiconductor interface, known as field effect [27, 28]. This field effect is only possible due to the parallel plate capacitor structure formed by the gate electrode, the dielectric and the semiconductor [29].

There are several structures of TFTs, as shown in Figure 1.2, according to the position of the layers, if the source and drain electrodes are on the same side of the semiconductor as the gate electrode it is denominated coplanar structure, if the electrodes source and drain and gate are in opposite sides it is identified as staggered [6, 28, 29]. In addition, within each structure there are two possible configurations, top gate and bottom gate, depending on the position of the gate electrode, whether the electrode is on top or bottom of the structure [26, 28, 29]. In this dissertation, the TFTs produced will be mainly staggered bottom gate, but a short study of the performance differences between staggered bottom gate and staggered top gate will also be made. In addition, an insulating layer can also be deposited above on the staggered bottom gate structure to protect or encapsulate the semiconductor, and the effect of this layer will be also studied.




Figure 1.2 -Different TFT structures. From [28].

Considering a n-type semiconductor, and assuming ideal TFTs, these can work in enhancement mode if the threshold voltage ( $V_T$ ) is positive or depletion mode if the  $V_T$  is negative [26]. The  $V_T$  can be defined as the voltage that is necessary to apply on the gate electrode to form a channel.

If the gate voltage ( $V_{GS}$ ) is higher than  $V_T$ , it is created an electron accumulation layer at the dielectric and semiconductor interface, and a large current start flowing from the drain to the source ( $I_{DS}$ ), depending on the drain to source potential ( $V_{DS}$ ). This state is designated by on-state. If by the contrary  $V_{GS} < V_T$  there is a low  $I_{DS}$  and this situation corresponds to the off-state of the TFT [26, 30]. The on-state involves two regimes depending on the  $V_{DS}$  value:

- The linear regime, if  $V_{DS} < V_{GS} - V_T$ , being  $I_{DS}$  described by:

$$I_{DS} = \frac{W}{L} C_i \mu_{FE} \left[ (V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2 \right] \quad (1.1)$$

Where  $C_i$  is the gate dielectric capacitance per unit area,  $\mu_{FE}$  is the field-effect mobility,  $W$  is the channel width and  $L$  is the channel length [26]. When  $V_{DS}$  is very low, the previously expression (1.1) can be simplified as:

$$I_{DS} = \frac{W}{L} C_i \mu_{FE} (V_{GS} - V_T) V_{DS} \quad (1.2)$$

- The saturation regime, if  $V_{DS} > V_{GS} - V_T$ , being  $I_{DS}$  described by:

$$I_{DS} = \frac{1}{2} C_i \mu_{sat} \frac{W}{L} (V_{GS} - V_T)^2 \quad (1.3)$$

where  $\mu_{sat}$  is the saturation mobility [26].

Through electrical characterization of a TFT, two common curves can be obtained: the transfer curve and the output curve. From these curves, many important TFT static characteristics can be extracted as graphically represented on Figure 1.3 and they can be summarized:

- Mobility ( $\mu$ ) that is related with the efficiency of carrier transport in a material, affecting directly the maximum  $I_{DS}$  and operating frequency of devices. It can be extracted using different methods, described below:
  - Field effect mobility – obtained by the transconductance ( $g_m$ ) at low  $V_{DS}$ .

$$\mu_{FE} = \frac{g_m}{C_i \frac{W}{L} V_{DS}} \quad (1.4)$$

with,  $g_m = \frac{\partial I_{DS}}{\partial V_{GS}}$

- Saturation mobility – obtained by the transconductance at high  $V_{DS}$ .

$$\mu_{Sat} = \frac{\left(\frac{\partial \sqrt{I_{DS}}}{\partial V_{GS}}\right)^2}{\frac{1}{2} C_i \frac{W}{L}} \quad (1.5)$$

- Subthreshold slope (S) indicates the necessary  $V_{GS}$  to increase  $I_{DS}$  by one decade, it is given by the inverse of the maximum slope of the transfer characteristic.

$$S = \left(\frac{\partial \log I_{DS}}{\partial V_{GS}}\right)_{max}^{-1} \quad (1.6)$$

- On/Off ratio is the ratio between the maximum of  $I_{DS}$  and the minimum.
- Turn-on voltage ( $V_{ON}$ ) is the value of  $V_{GS}$  at which  $I_{DS}$  starts to increase, i.e., the  $V_{GS}$  below which the transistor is fully turn-off.




Figure 1.3 – Typical TFT curves. a) transfer curve, b) output curve

The extraction of these parameters allows the characterization of the device performance. For the well established technology on CENIMAT based on IGZO semiconductor and sputtered oxides dielectrics,  $V_{ON}$  close to zero, On/Off ratios of near  $10^6$ - $10^7$  and mobilities of 20 were achieved.

## 1.4 Hybrid TFTs

Flexible devices fabricated on polymeric substrates are expected to meet the emerging requests for flexible electronic applications and, this technology cannot be accomplished with silicon based electronics [31]. The conventional TFTs are inorganic based on silicon and compound semiconductors for its attractions such as high carrier mobilities, but like mentioned before the flexibility required for the flexible electronic applications cannot be obtained with silicon based technology and it has a high temperature processing [13, 32].

Organic TFTs have received a lot of attention mostly due to their low temperature processing, low-cost fabrication process and compatibility with plastics, however, they have several flaws like

environmental instability, low mobility and low on/off ratio [13]. The mentioned flaws are mostly due to the organic semiconductors, which are highly sensitive to oxygen species present in ambient air [13].

So, to reach the high carrier mobilities and the mechanical flexibility, the compound semiconductors can be combined with organic insulators. Taking advantage of good insulating properties that polymeric dielectrics have, leading to a low leakage organic gate dielectric, and the high mobility that oxide semiconductors have [11, 32].

Furthermore, hybrid TFTs can be all produced at room temperature, in this case the dielectric by Chemical vapor deposition technique and the semiconductor by sputtering processes, meeting the requirements for flexible electronic applications and leading to a reduction of cost [32, 33].

## 2. Materials and Methods

### 2.1 Production Techniques

To produce the devices presented in this work several fabrication techniques were used.

For the parylene deposition (substrate, dielectric and encapsulation layers), a special CVD system was used. For the TFT devices the semiconductor IGZO film was produced by sputtering in a magnetron sputtering system *PVD AJA ATC 1300F* with near 40 nm of thickness. The contacts with 100 to 200 nm were produced by thermal evaporation of aluminum. All the steps of the process are explained on a schematic on Appendix A.

All layers except the parylene layers were patterned using shadow masks already existed at CENIMAT, but it was necessary to develop new masks to open access to the contacts by dry etching and to produce different area MIM capacitors. The drawings of these masks can be consulted on Appendix B.

To study the parylene as dielectric, the parylene thickness was varied between 100 nm and 1.5  $\mu\text{m}$  and in addition it was conducted an UV-Ozone (*Novascan PSD-UV*) exposure study, being the time of exposure varied between 0 min and 30 min.

#### 2.1.1 Parylene Deposition System (CVD)

The parylene C thin films are produced by chemical vapor deposition (CVD) using a *Specialty Coating System Model PDS 2010 Labcoter 2*. The CVD system is composed of three main chambers: a vaporization chamber, a pyrolysis chamber also known as the furnace and a polymerization chamber. A vacuum system will insure vacuum during the polymerization/deposition process and a cold trap before the vacuum pump will avoid contamination of the pump by trapping the parylene molecules, as presented on Figure 2.1.

The process starts by adding the amount of parylene dimer required on the vaporization chamber. The temperature in the vaporization chamber is increased to promote the sublimation of the dimer. Then the gaseous dimer is transformed into monomers on the pyrolysis chamber that is heated at higher temperatures, more precisely 690°C for parylene C. Finally, the gaseous form of the monomer polymerizes at room temperature in the polymerization chamber, coating the substrates and the walls of the chamber [34]. Unlike other polymers, the polymerization process is enhanced for lower temperatures and therefore thin films can be produced at room temperature. A feedback system controls the pressure inside the chamber by increasing or decreasing the evaporator temperature until all parylene dimer is consumed.




Figure 2.1 - Parylene deposition system. From [41].

In this work, the furnace was set to 690 °C, the evaporation chamber was cycled until a maximum temperature of 175 °C, the pressure inside the chamber was kept at near 16 mTorr (2.1 Pa). The mass of the dimer was varied depending on the thickness desired. Silquest A-174 silane (3-methacryl-oxypropyl-trimethoxy-silane), an adhesion promoter that improves the adhesion of parylene to the materials where it will be deposited was also used for the dielectric and encapsulation layers [35]. For the substrate layer, it is not necessary the use of the adhesion promoter since the aim is to peel off the substrate.

## 2.2 Characterization Techniques

For every parylene deposition a piece of silicon was placed close to the sample with a part covered with Kapton tape. The thickness of the film was measured with a profilometer *Ambios XP-Plus 200 Stylus*.

To do the structural characterization of the films a XRD diffractometer from *PANalytical*, model *X'Pert Pro* was made to make X-ray diffraction analysis in Bragg-Brentano geometry with Cu K $\alpha$  line radiation ( $\lambda=1.5406$  Å).

For the mechanical characterization a *Miniature Materials Tester – Minimat* was used to perform tensile tests on parylene films.

In order to get a better view of the morphology of the layers, scanning electron microscopy (SEM) was performed using an *Zeiss Auriga CrossBeam* system. Optical microscopy using a *Leica M80* was also used in order to see if there were any flaws at the contacts and the substrate.

The electrical characterization of the MIM capacitors was performed using a semiconductor parameter analyzer (*Keysight B1500A*) connected to a probe station (*Cascade EPS150 triax*), measuring both the capacitance–voltage, in the range of -2V to 2V, and capacitance-frequency characteristics, in the range of 0.1 Hz to 1 MHz, of the devices.

The TFTs were electrically characterized using a semiconductor parameter analyzer (*Agilent 4155C*) linked to a microprobe station (*Cascade Microtech M150*) and controlled by the software Metrics ICS. The measurements were conducted in a dark environment at room temperature. This characterization consists on the extraction of the transfer curves, both linear and saturation's curves, and the output curve.



### 3. Results and Discussion

#### 3.1 Parylene C Characterization

##### 3.1.1 Mass-thickness calibration

Parylene polymerizes at room temperature covering all the available surfaces on the deposition chamber. Therefore, the thickness of the film deposited on a run depends on the amount of samples/surfaces present, the pressure achieved during the deposition, the vacuum level and therefore is not a very precise variable. The control of the thickness is therefore done by controlling the amount of dimer that is inserted on the system, and thus a calibration is required. For that, during several depositions of parylene the thickness of the obtained films was always measured and a correlation between the dimer mass and the thickness can be obtained, as represented on Figure 3.1. In order to describe this relation a nonlinear regression was applied resulting in the following power function that has the better approximation to the experimental data with a  $R^2$  of 0.9964:

$$y = 652.20 x^{0.96} \quad (3.1)$$

In the above expression  $y$  represents the thickness of the deposited film in nanometers and  $x$  is the dimer mass in grams.

This relation can have some error, since for the same dimer mass the thickness is not exactly always the same. One factor that can influence the thickness of the deposited film is the cleanliness of the parylene deposition system, mainly the polymerization chamber.




Figure 3.1 - Calibration of the parylene deposition system. Relation between the dimer mass and the parylene film thickness

The aim of this thesis is to use parylene C in three different layers of TFTs, each layer has a different function and therefore it needs to have different thicknesses. As represented on Figure 3.1, the dielectric layer is the thinner, for the substrate it is necessary to have sufficiently thick film to achieve good physical properties. The encapsulation layer has a thickness in between the other two layers just enough to have a good encapsulation.

### 3.1.2 Structural Characterization

As mentioned before, parylene is a semi-crystalline polymer. In order to prove the crystallinity of parylene C it was performed an XRD analysis for different parylene thicknesses with a range of angle  $2\theta$  between  $10^\circ$  and  $40^\circ$  from this analysis it was only obtained one peak that is represented at the diffractogram at Figure 3.2. The peak is around  $14^\circ$  and represents the parylene C crystalline plane (0 2 0) of the monoclinic structure [36].




Figure 3.2 - Diffractogram from XRD analysis for different parylene thicknesses

The results of the XRD analysis shows an increase of the crystallinity with the parylene thickness, what is expected since the amount of material is higher, what consequently causes an increase of the amount of crystalline material. The degree of crystallinity is one of its most important physical parameters, for semi-crystalline polymers as parylene, since it reflects the sample's morphology and determines various mechanical properties, such as the Young's modulus and yield stress.

During the fabrication of the TFTs it is necessary to do the annealing of the devices, normally at  $150^\circ\text{C}$  during 1h. Considering that parylene is a semi-crystalline material, it can be interesting to see how the temperature influences the crystallinity of the films. For that in situ XRD analysis were performed increasing and decreasing the temperature between  $30^\circ\text{C}$  and  $200^\circ\text{C}$  with a step of  $25^\circ\text{C}$ . The sample was under each temperature during approximately 1h.

The XRD results, Figure 3.3 a), shows a peak at  $13.74^\circ$ , representing the parylene C crystalline plane (0 2 0). These results exhibit how the temperature influence the crystallinity. From the diffractogram on Figure 3.3 a) it can be observed the increase of the peak's intensity and a shift of the peak for lower  $2\theta$  angles while the temperature is raised. The decrease of  $2\theta$  represents an increase of the plane spacing and therefore indicates a dilation of the lattice. When the temperature is ramped down, the peak shifts to higher  $2\theta$  values, indicating a contraction of the lattice.




Figure 3.3 –In situ XRD analysis with temperature. a) Diffractograms for different temperatures. b) Dependence with temperature of the intensity and width of the parylene peak. c) Dependence with temperature of the angle  $2\theta$  of the parylene peak

Looking at Figure 3.3 b), it is possible to see that the intensity of the peak increases when the sample is heated, and when the temperature starts to decrease there is a little decreasing of the intensity followed by the  $2\theta$  shift. Even when the temperature decreases to the starting temperature the crystallinity remains relatively constant during the cooling. In the same figure, it is represented how the temperature influences the integral breadth (the width of a rectangle possessing the peak area and the peak intensity), confirming the conclusions about the crystallization.

The Figure 3.3 c) shows the variation of the angle  $2\theta$  with the temperature. During the heating there is a little decrease of the angle that is caused by the parylene expansion on the plane (0 2 0), during the

cool down there is a shift of the angle to the right, what means the angle  $2\theta$  increases, so the d-spacing decreases, existing a compression on the crystalline plane (0 2 0) of approximately 0.25 Å. Although there is expansion and compression of the crystalline lattice on the plane (0 2 0) the final state is much compressed than the initial state.

### 3.1.3 Mechanical characterization

As mentioned at section 1.2, parylene mechanical properties are very important when used as substrate. To mechanically characterize parylene it was used 9  $\mu\text{m}$  thick films to perform five tensile mechanical tests by applying a tensile load so the strain velocity is constant, obtaining stress/strain curves, an example is presented at Figure 3.4. From these results is possible to determine important mechanical properties such as Young's modulus, yield strength and yield strain.




Figure 3.4 - Stress/strain curve of parylene

From the obtained stress/strain curve it can be observed an abruptly decrease right on the transition from the elastic region and the plastic region. After this decrease, the film starts to deform with a constant stress applied. This behavior have already been reported at [24].

From the analysis of the curve's slope in the elastic deformation region, the Young's modulus of the material can be obtained. From the several tests performed, the mean Young's modulus obtained was 0.79 GPa, being all the values between 0.45 GPa and 1.19 GPa. These values are smaller than the one reported on the datasheet of 2.8 GPa [37]. Although the value obtained is not close to the theoretical value, it is high enough for the desired applications, such as electronic skin.

Furthermore, the yield strength is reached for a stress of about 50.75 MPa, what means that to have a plastic deformation is necessary to apply 50 MPa and the value given on the datasheet is 55.2 MPa [37]. The yield strain measured is 8.2%, that is the maximum strain at the elastic regime or, in other

words, represents the strain where there is the transition from elastic to plastic region. This value is smaller than 2.9% that was reported on the datasheet [37].

The difference on the young's modulus might be due to assembly problems during the tests, since the film reach the yield stress for a value really close to the reported value, but the young's modulus is smaller than the expected, meaning that for the same stress there is more strain. The cause of the higher strain may be due to the slip of the film from the system claws and considering the small thickness of the film it is difficult to handle the films during the assembly.

Despite the results are not in full accordance with the datasheet, very similar results can be seen on [38].

### 3.1.4 Electrical characterization

In order to study the electrical properties of parylene C samples composed of MIM capacitors with five different thicknesses were produced. The samples were produced using the shadow masks presented on Appendix B, where six capacitors with different areas were patterned ( $2 \times 2 \text{ mm}^2$ ,  $1.5 \times 1.5 \text{ mm}^2$ ,  $1 \times 1 \text{ mm}^2$ ,  $0.75 \times 0.75 \text{ mm}^2$ ,  $0.5 \times 0.5 \text{ mm}^2$  and  $0.25 \times 0.25 \text{ mm}^2$ ). The samples were submitted to C-V, C-f, I-V and breakdown measurements. From the C-V curves made at 100 kHz it was possible to determine the capacitance per unit area (C/A) and the dielectric constant ( $\kappa$ ). To have a better understanding how the capacitance changes with the frequency, C-f curves with low frequency were made using a lock in system and a bridge system, allowing to assess the capacitance per unit area of the dielectric used in the TFT devices. The resistivity ( $\rho$ ) is extracted from the I-V curves and from the breakdown measurement the breakdown field and current density (J) was obtained. A summary of these results for each thickness is presented on Table 3.1, for the  $1.5 \times 1.5 \text{ mm}^2$  size capacitor.

Table 3.1- Electrical characterization of MIM capacitors with five different insulator thicknesses, for the capacitor size  $1.5 \times 1.5 \text{ mm}^2$

Mass (g)	Thickness ( $\mu\text{m}$ )	C/A (nF/cm <sup>2</sup> )	$\kappa$	J (A/cm <sup>2</sup> )			$\rho$ ( $\Omega\cdot\text{cm}$ )	Maximum field (MV/cm)
				0.5 MV/cm	0.25 MV/cm	0.1 MV/cm		
0.30	0.24	9.5	2.60	$4.0 \times 10^{-11}^*$	$1.5 \times 10^{-11}^*$	$3.3 \times 10^{-12}^*$	$8.7 \times 10^{14}$	> 4.11
0.75	0.46	6.2	3.24	$1.5 \times 10^{-9}^*$	$1.2 \times 10^{-9}^*$	$9.0 \times 10^{-10}^*$	$9.0 \times 10^{14}$	> 2.16
1.50	0.96	3.0	3.25	$1.3 \times 10^{-9}$	$9.7 \times 10^{-10}$	$7.3 \times 10^{-10}$	$4.2 \times 10^{14}$	> 1.04
2.00	1.14	2.5	3.19	$7.5 \times 10^{-10}$	$6.4 \times 10^{-10}$	$5.2 \times 10^{-10}$	$1.3 \times 10^{15}$	> 0.88
2.50	1.45	1.8	3.00	$1.1 \times 10^{-9}$	$8.9 \times 10^{-10}$	$5.9 \times 10^{-10}$	$6.7 \times 10^{14}$	> 0.69

\*data from MIM capacitors with an area of  $2 \times 2 \text{ mm}^2$

From a quick analysis of the Table 3.1 results it can be concluded that the values of  $\kappa$  and  $\rho$  are close to the expected when compared to the theoretical values given by *PARA TECH-Parylene Coating Industry Leader*,  $\kappa=3.10$  at 1 kHz and  $\rho=1\times10^{15}\Omega\cdot\text{cm}$  [39]. Concerning the dielectric strength, the breakdown was not reached in any sample, when measured up to 100V, meaning that the parylene films produced have good dielectric strength and can withstand an electric field higher than 4.11 MV/cm.

From the Figure 3.5 a) it is possible to observe the capacitance increase with the area, as it is supposed to as given by the parallel plate capacitor expression (3.1). This expression is also dependent of the dielectric thickness, so if the thickness increases the capacitance and consequently the capacitance per unit area decreases, this relation is represented at Figure 3.5 b).

$$C = \epsilon_0 \kappa \frac{A}{d} \quad (3.1)$$

Where C is the capacitance,  $\epsilon_0$  represents the vacuum permittivity,  $\kappa$  is the parylene dielectric constant, A is the MIM capacitors area and d the parylene thickness.




Figure 3.5 – Study of the electrical properties of the MIM capacitors. a) Relation between capacitance and area for different parylene thicknesses. b) Capacitance per unit area-thickness for different sizes capacitors. c) Influence of electric field on the current density for the 1.5×1.5 mm² size capacitor with 0.96µm thick parylene and photograph of MIM capacitors fabricated. d) Relation between capacitance per unit area and frequency for 1.5×1.5 mm² size capacitor with 0.96µm thick parylene.

Other conclusion from this data is that the current density increases with the field: the bigger the electric field, the greater the current density, as shown at Figure 3.5 c). In addition, for a constant electric field the current density is approximately the same for different thicknesses.

The Capacitance per unit area-frequency curve at Figure 3.5 d), illustrates how the capacitance per unit area of the MIM capacitor with 0.96  $\mu\text{m}$  thickness changes with the frequency. Figure 3.5 d) shows that the capacitance per unit area decreases with the frequency. Additionally, it is possible to compare the  $\kappa$  values for different frequencies, with  $\kappa=4.10$  at 1Hz and at 100kHz, for the bridge measure  $\kappa=3.48$  and for the Keysight measure  $\kappa=3.25$ , as shown at Table 3.1. For the static characterization of TFTs, the values of capacitance per unit area at low frequency (50 Hz) are required.

From the electrical characterization, it can be concluded that parylene has good dielectric properties, leading to a low leakage currents, a good performance and expected behavior of the MIM capacitors, even on small thicknesses, since parylene can withstand high electric fields. In addition, the films are conformal and pinhole free making possible the production of big area capacitors.

## 3.2 Parylene as dielectric on TFTs

### 3.2.1 Thickness study

To do the calibration of the system it was needed to do several depositions with different thicknesses, and these depositions were an opportunity to study how the thickness of the dielectric can affect the behavior of the TFTs. And from that, get an idea which thickness is the best to continue the work. For the study, seven samples with different dielectric thicknesses were produced and annealed at 150°C during 1h where, each sample had two sized TFTs having the same W/L ratio (W/L=1000/100 and W/L=500/50).

To resume the main conclusions the larger TFTs are analyzed in this section but, for additional information such as the curves of the different sizes for each thickness and the parameters extracted from each condition the Appendix C can be consulted.

In Table 3.2, are exposed some parameters of the TFTs for each thickness, and the dimer mass used in the depositions

Table 3.2 – Electrical characterization of TFTs with different parylene dimer masses and consequently different dielectric thicknesses.

Mass (g)	Thickness (nm)	ON/OFF	I <sub>G</sub> (pA)	V <sub>ON</sub> (V)	Hysteresis (V)	μ <sub>Sat</sub> (cm <sup>2</sup> /V s)	Yield (%)
0.2	137	1.3×10 <sup>7</sup>	4.4	-1.3±0.2	0.1±0.1	11.1±0.8	36
0.3	202	2.7×10 <sup>7</sup>	5.3	-2.4±1.4	0.2±0.1	12.3±1.7	45
0.5	340	9.0×10 <sup>6</sup>	18.9	-4.2±0.9	0.3±0.1	10.9±0.6	56
0.7	409	5.2×10 <sup>6</sup>	1.7	-4.9±2.6	0.3±0.1	6.3±1.7	86
1.0	658	1.1×10 <sup>9</sup>	35.0	-0.8±4.6	25.8±7.0	8.3±2.9	100
1.5	1015	3.6×10 <sup>8</sup>	14.3	4.2±2.6	19.3±6.0	3.8±1.6	100
2.0	1432	1.7×10 <sup>8</sup>	11.0	0.5±9.3	16.8±15.0	6.5±1.6	100

The results from Table 3.2, shows that the variation of the thickness causes changes in the TFTs parameters. For start, the most noticeable change is the rise of the hysteresis value with the increase of the thickness, not only the hysteresis value increases but also the standard deviation, this effect is easily observed at Figure 3.6. Other parameter that is influenced by the thickness is the V<sub>ON</sub>, becoming more negative for higher thicknesses, in this case the standard deviation also increases with the thickness.

These results along with the decreasing of the mobility for higher thicknesses, shows that as dielectric thickness increases the performance of the device gets worse, once the ideal TFTs should have a hysteresis, V<sub>ON</sub> value and V<sub>T</sub> value near zero, and a high mobility. The mobility decrease is expected, because for lower thicknesses the gate dielectric capacitance is higher, meaning an increase of the carriers close to the dielectric and semiconductor interface, causing a bigger field effect what leads to an increase of the mobility and the need of more negative tensions to turn off the transistor.

For lower thicknesses, higher gate currents (I<sub>G</sub>) were expected, but the results show that for every thickness the I<sub>G</sub> is low, in the order of the pA. This proves that even as a thin dielectric, parylene is a good insulator and, the only problem for TFTs with thin parylene films is the reproducibility, since the samples with lower thickness had lower yield. The low yield and the dispersion of the results (high standard deviation) can be related with the bad adhesion on the interface between the gate electrode (aluminum) and the parylene dielectric film.






Figure 3.6 – Transfer curves of the TFTs using different dielectric thicknesses; a) corresponding to 0.2g of dimer. b) corresponding to 0.5g of dimer. c) corresponding to 1.0g of dimer. d) corresponding to 1.5g of dimer

Additional information can also be extracted from Figure 3.6, such as the direction of the hysteresis. In the TFTs with thinner dielectric the hysteresis has a clockwise direction, in contrast for TFTs of 1.0g or more the hysteresis has an anticlockwise direction, which may indicate ionic drift.

To obtain the curves of 1.0g, 1.5g and 2.0g, it was necessary to apply a higher range of  $V_{GS}$ , even though the  $V_{ON}$  value is positive or near zero.

From the comparison between the two sizes of TFTs for the same thickness, there is no big differences on the results. Conclusions can be taken only on the hysteresis value that is higher for the smaller TFTs, this can be confirmed at Appendix C.

Given the results of the thickness study, it is right to assume that the thickness with the best results is around 200 nm, in other words using 0.3g of dimer mass. TFTs with thinner dielectric layer are also good but the yield is very low, making the 0.3g of dimer mass the best option. The optimum results can be seen in Figure 3.7.




Figure 3.7- Electrical characterization of the TFTs with a dielectric thickness corresponding to 0.3g dimer mass. a) Output curve. b) Transfer curve.

From the output curve it can be easily concluded from which values the saturation region begins and, with that choose the gate tension used to extract the transfer curve on the saturation region.

The results from the TFT with a dielectric thickness corresponding to 0.3g dimer mass are presented in Figure 3.7 and shows a good behavior of the TFT achieving a mobility of  $12 \text{ cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$  a hysteresis of 0.2 V and an ON/OFF ratio of  $3 \times 10^7$ . However, the yield of working devices is 45 %, meaning that more than half of the measured devices (the number of devices measured can be consulted at Appendix C) had high leakage currents making it impossible to obtain the TFT curves. This may be due to a poor adhesion of parylene with aluminum. Previous results from MIS structures with and without adhesion promotor showed that if the adhesion is bad, the field created can damage the parylene layer and increase leakage [6].

### 3.2.2 UV-Ozone surface treatment

To improve the adhesion between the aluminum of the gate electrode and parylene, the gate contacts were exposed to a UV-ozone atmosphere before the deposition of the parylene. The aim of this exposure was to oxidize or enhance the aluminum surface [40–42]. This  $\text{AlO}_x$  layer will increase the creation of bonds with the adhesion promotor (Silquest A-174 silane), and consequently improve the adhesion between the contacts and the dielectric layer [41]. A better adhesion can represent an improvement of the samples yield and a lower dispersion of the results for the same sample.

To study how the exposure to UV-ozone affects the TFTs performance, four samples with a dielectric 305 nm thick were produced with different exposure times, which were 5 min, 15 min, 30 min and one control sample with no exposure time. The electrical characterization of the four samples are presented on Figure 3.8.




Figure 3.8- Transfer curves of TFTs with  $V_{DS}=7V$ , from UV-ozone tests performed before parylene deposition with different exposure times: a) no exposure; b) 5 min; c) 15 min and d) 30 min.

Observing Figure 3.8 an increment of the dispersion for the same sample can be seen. This refutes the idea that the exposure to UV-ozone improves the TFTs performance. In addition, the results from Table 3.3 proves that exposure worsens the TFTs performance.

Table 3.3 – Electrical characterization of TFTs with different UV-ozone exposure times.

Time (min)	$V_T$ (V)	ON/OFF	$I_{Sat}$ ( $\mu A$ )	$I_G$ (pA)	$V_{ON}$ (V)	S (V/dec)	Hysteresis (V)	$\mu_{Sat}$ ( $cm^2/V s$ )	Yield (%)
0	$4.2 \pm 0.2$	$9.3 \times 10^7$	3.9	4.4	$0.0 \pm 0.6$	$0.16 \pm 0.06$	$1.2 \pm 0.2$	$4.0 \pm 1.4$	89
5	$3.5 \pm 0.2$	$1.5 \times 10^8$	11.1	3.3	$-1.2 \pm 0.5$	$0.23 \pm 0.11$	$0.9 \pm 0.2$	$7.4 \pm 0.7$	100
15	$3.0 \pm 0.2$	$1.4 \times 10^8$	14.6	3.2	$-2.3 \pm 0.8$	$0.27 \pm 0.05$	$0.8 \pm 0.2$	$6.8 \pm 1.1$	100
30	$1.8 \pm 1.7$	$8.7 \times 10^6$	7.8	2.8	$-4.5 \pm 4.9$	$0.18 \pm 0.17$	$0.7 \pm 0.3$	$6.6 \pm 1.9$	80

On Table 3.3, can be observed that the  $V_{ON}$  value becomes more negative with exposure time as well as standard deviation. In contrast, there is an improvement on the hysteresis, that means the decreasing of the hysteresis value. And the mobility of the samples exposed increases comparing to the not exposed sample, being the mobility values similar among the exposed samples. This behavior might be due to the formation of  $AlO_x$  during the exposure, that will increase the capacitance of the dielectric since  $AlO_x$  has a larger  $\kappa$  than the parylene. As mentioned before the capacitance increase will influence the mobility and also the  $V_{ON}$  value.

Although the hysteresis decreases with exposure time, when it comes to the other parameters the difference is not substantial. Making not exposing possibly the best option, once the  $V_{ON}$  value has more impact on the device performance than the hysteresis. The yield increase with exposure time indicating that adhesion plays an important role for the TFTs operation.

### 3.2.3 Top Gate vs Bottom Gate structures

As mentioned before, the parylene deposition is by a special CVD process. This process is not aggressive for the material where the parylene will be deposited because it is not a physical process. This allows the production of TFTs with the configuration staggered top gate since the semiconductor layer is not damaged by the parylene deposition process as it would be for common sputtered dielectrics, overcoming the main difficulty of producing staggered top gate TFTs that is to have a dielectric deposition process compatible with the semiconductor layer. The top gate configuration also has the advantage to encapsulate the active layer with the dielectric layer.

For this study two configurations, staggered bottom gate and staggered top gate, were made at the same time, where only the semiconductor layer deposition was not the same for both configurations. The TFTs produced have a dielectric thickness of approximately 250 nm and were accidentally annealed at 195°C during 1h.

At Figure 3.9 a),b) is represented the results for bottom gate and top gate configuration TFTs after the production, both curves show a TFT too conductive without channel modulation. This result was due to the use of a new IGZO sputtering target where the deposition conditions were still not optimized. Despite the bad results, conclusions could be made considering the time evolution of the TFT performance, seen in Figure 3.9 c) and d).




Figure 3.9 - Transfer curves of bottom gate configuration and top gate configuration. a) Bottom gate configuration characterized after the production, representation of all layers of the device from [43], b) Top gate configuration characterized after the production, representation of all layers of the device from [43], c) Bottom gate configuration characterized after one month, d) Top gate configuration characterized after one month.

The TFTs were measured after the production and approximately one month later, as presented at Figure 3.9, the results show that after a month the bottom gate TFTs have a typical transfer curve, with lower drain current and channel modulation, and the top gate TFTs remain too conductive. These results prove that the parylene dielectric layer really encapsulates the semiconductor on the top gate configuration, since there was not any alteration of the top gate TFT behavior after an exposure to atmospheric conditions.

At Table 3.4 are the parameters extracted from the curves of the bottom gate TFTs.

Table 3.4 - Electrical characterization of the bottom gate sample one month after the production

$V_T$ (V)	ON/OFF	$I_{Sat}$ ( $\mu A$ )	$I_G$ (pA)	$V_{ON}$ (V)	S (V/dec)	Hysteresis (V)	$\mu_{Sat}$ ( $cm^2/V s$ )	Yield (%)
$4.3 \pm 0.2$	$5.7 \times 10^7$	16.2	6.1	$1.4 \pm 0.4$	$0.18 \pm 0.06$	$0.4 \pm 0.2$	$16.2 \pm 1.8$	33

After one month, the bottom gate TFTs present good parameters, such as good ON/OFF ratio, low gate current,  $V_{ON}$  value near zero, low hysteresis and high mobility.

Although the bottom gate TFTs behave properly and have good parameters, the yield was very low (33% having 12 devices measured). One reason that might justify the low yield is the high annealing temperature that caused bubbles on the TFTs contacts and channel, Figure 3.10.




Figure 3.10 – Bottom gate samples after the high temperature annealing, formation of the bubbles on the contacts and channel.

The bubbles formed on the sample were not present on the substrate and, it could only be observed on the TFTs. Additionally, the TFTs are also with scratches what might be due to different thermal expansion coefficients. The bubble formation could lead to short circuits in the TFTs which caused a high gate current.

### 3.3 Parylene as encapsulation layer

From the top gate TFTs it was proven that the parylene dielectric layer encapsulates the semiconductor. Since the results shows that parylene have low permeability able to encapsulate the active layer, this material can be used as encapsulation layer on bottom gate TFTs. Furthermore, it has been reported that parylene as encapsulation layer increases the electrical stability since parylene effectively block the diffusion of atmospheric species to IGZO, it also neutralizes defects at the channel surface [44].

To study how the parylene encapsulation layer affects the bottom gate TFTs performance, a sample of bottom gate TFTs were produced and characterized and then it was encapsulated with an additional layer of parylene and characterized again.

The TFTs produced have a dielectric thickness of approximately 450 nm and were annealed at 150°C during 1h. The thickness was higher than the optimal defined at section 3.2.1, due to problems on the system cleanliness. For the encapsulation a parylene film with approximately 1.5μm was used.

At Figure 3.11 is presented the transfer curves before and after the encapsulation of the TFTs.




Figure 3.11 – Electrical characterization of TFTs, a) without encapsulation layers, b) after the deposition of parylene encapsulation layer

From Figure 3.11 it is possible to see a shift of the  $V_{ON}$  to more positive values, what represents an improvement of the TFT operation. All the changes of the TFT parameters are presented at Table 3.5.

Table 3.5 – Parameters extracted from the electrical characterization of the TFTs before and after the encapsulation

	$V_T$ (V)	ON/OFF	$I_{Sat}$ ( $\mu A$ )	$I_G$ (pA)	$V_{ON}$ (V)	S (V/dec)	Hysteresis (V)	$\mu_{Sat}$ ( $cm^2/V s$ )
<b>Before</b>	$2.1 \pm 0.6$	$2.4 \times 10^6$	5.7	5.4	$-3.0 \pm 1.6$	$0.42 \pm 0.04$	$0.5 \pm 0.1$	$8.2 \pm 1.3$
<b>After</b>	$3.0 \pm 0.1$	$1.2 \times 10^6$	1.8	3.9	$0.1 \pm 0.2$	$0.32 \pm 0.09$	$0.6 \pm 0.3$	$6.0 \pm 0.7$

The TFTs encapsulation causes several changes on the TFT parameter, as can be seen on Table 3.5, the  $V_{ON}$  value becomes more near zero and has less dispersion, the S decreases and the leakage current also decreases what suggest an improvement of the TFT performance. But not all changes are for the best, there is a slight decrease of the saturation current and the mobility decreases as well. Further tests and the production of new devices will allow to clarify this phenomenon or to conclude if these results was due to sample handling instead.

From these results, despite not all the parameters improve it can be concluded that after the encapsulation the TFTs have a better performance since the improvements are more significant than the worsening.

### 3.4 Parylene as substrate

To achieve the initial goal, it is necessary to study how parylene as a substrate can affect the TFT operation. For that a parylene film with a thickness of  $1\mu m$  was deposited on glass to produce the substrate. Then two samples were produced, one on a corning glass and the other on the glass with the



parylene C substrate. All the layers of the TFTs were produced in the same depositions. Both samples were annealed at 150°C during 1h.

The Figure 3.12 shows the difference of a device transfer curve of each sample.




Figure 3.12 – Transfer curves of a TFT with a  $V_{DS}=7V$ . a) on corning glass substrate, b) on parylene substrate.

Observing Figure 3.12 there is no big differences between the two samples, the more evident difference is the ON/OFF ratio, being smaller for the sample with the parylene substrate.

Table 3.6 - Parameters extracted from the electrical characterization of the TFTs on corning glass and on parylene C substrate


	$V_T$ (V)	ON/OFF	$I_{Sat}$ ( $\mu A$ )	$I_G$ (pA)	$V_{ON}$ (V)	S (V/dec)	Hysteresis (V)	$\mu_{Sat}$ ( $cm^2/V s$ )
<b>Corning glass</b>	$2.6 \pm 0.3$	$2.8 \times 10^7$	13.6	2.6	$-3.7 \pm 1.0$	$0.22 \pm 0.24$	$1.1 \pm 0.2$	$7.9 \pm 0.7$
<b>Parylene C</b>	$2.6 \pm 0.8$	$2.6 \times 10^6$	4.9	4.5	$-2.0 \pm 1.1$	$0.35 \pm 0.14$	$0.6 \pm 0.3$	$7.6 \pm 0.5$

From Table 3.6 it is easier to compare the results, and there are actually more differences in addition to the ON/OFF ratio. The saturation current is lower on the TFTs with parylene substrate what directly influences the ON/OFF ratio. The  $V_{ON}$  is less negative and the hysteresis is lower for the sample with the parylene substrate what show some advantages of using the parylene as a substrate. The S is higher than the one of the corning glass sample but the difference is not that significant.

The goal of this study was to confirm if using a parylene substrate would not negatively influence the performance of the TFT so that flexible devices can be produced using parylene as a substrate. It is safe to affirm that despite the small differences between the two samples, TFTs with good performance can be produced on top of a parylene film.



When using parylene as substrate it is very important to use relatively low annealing temperature. From a sample annealed at 195°C, Figure 3.13, it is possible to prove that high annealing temperature can damage the sample.



*Figure 3.13- Substrate cracks due to heating. a) Optical microscope image of the edge of the substrate. b) SEM image of the parylene substrate among the TFTs*

At Figure 3.13 it can be seen the substrate of a sample after 1h under 195°C, the substrate shows some cracks, what might be due to the difference of the thermal expansion coefficients of the parylene and the carrier. As seen at section 3.1.2 the parylene expand and compress with temperature, and the final state is more compressed than the initial state and, this behavior can justify why the parylene cracks when annealed at 195°C.

These substrate cracks might affect the TFT performance and the most critical consequence is the impossibility of using as a flexible substrate, since it is not physically stable without the carrier.

### 3.5 Peel off from the carriers

The final step to achieve a fully conformal and flexible device is to do the substrate peel off. In order to obtain a thin film detached from the carrier several tests were conducted. For this tests parylene films were deposited on glass without using the adhesion promoter.

The first attempt to do the peel off was simply using the tweezer and try to pull the film, this attempt was not successful, since the tweezer damage the film due to the very low thickness. Moreover, the film breaks during the pull out because the force applied at the film is not uniform.

To try to solve the problems caused by the tweezer, another method was tried. This method consists at making a window with Kapton tape around the film and then pull the tape, it was adapted from [38], as can be seen at Figure 3.14.




Figure 3.14 – Photograph of the peel-off method with the Kapton tape.

With this method it was possible to peel-off a parylene film as thin as  $1\mu\text{m}$  thick, as shown in the Figure 3.14. When the sample is heated it is not possible to peel-off with this method since the film gets stuck to the glass when the tape is pulled, only the parylene in contact with the tape is removed and the film inside of the window remained on the glass.

The last approach was an adaptation of [45], and started by depositing a film of polyvinyl alcohol (PVA) on the glass carrier before the parylene deposition. After the parylene deposition, to peel-off the film, is necessary to immerse the sample in water so the PVA can dissolve and the parylene film start to detach from the glass.




Figure 3.15- Peel-off of a sample with a PVA film under the parylene C, different phases of the peel-off.

In fact, the parylene film did not detached from the glass just by putting the sample in water. It was needed to heat the water to help the dissolution of the PVA and to use the tweezers to pull the film while it was on the water, as seen at Figure 3.15. This method is less destructive to the film than the method using only the tweezers and the method with the tape and it can also peel thin films, such as the one in Figure 3.15, with  $3\mu\text{m}$  thick.

For thicker films it is not necessary to use any of these methods since the films are easy to peel off just by pulling by hand. To help the detachment of the film, before the parylene deposition the glass is cleaned with a *Micro90 soap* solution, that is the soap used to clean the parylene system.

Considering the TFTs produced at section 3.4, where a parylene film with 1  $\mu\text{m}$  thick is already used as substrate without the PVA layer below, the peel-off of these films was made using the method with the tape.



Figure 3.16 – Parylene film with 1  $\mu\text{m}$  thick as substrate with TFTs.

Since the sample was annealed so the TFTs were characterized, the film did not peel as well as at Figure 3.14, and it break during the peel-off. From this attempt a small sample was obtained, as it can be seen at Figure 3.16 the sample is really conformal and highly flexible. The parylene substrate have a good adhesion to the skin and it is ergonomic what makes a good candidate to skin electronics.

### 3.6 Parylene as dielectric, encapsulation and substrate

To fully complete the objectives, devices with parylene as substrate, dielectric layer and encapsulation layer were produced. Initially it was deposited a PVA layer before the start of the TFTs production in order to help the peel off the devices after all layers are deposited. It can be observed a schematic of all layers on Figure 3.17, in addition it can be seen the thicknesses of each layer of parylene C.




Figure 3.17 - TFT's schematic with the thickness of all parylene layers defined.

These devices were characterized before and after the peel-off by the PVA method. After the peel-off the film shrinks and to be able to electrically characterize it was necessary to glue the sample with Kapton tape to a glass in order to flatten the sample.

At Figure 3.18 is presented the transfer curves before and after the peel-off of the sample.




Figure 3.18 – Electrical characterization of TFTs, a) before the peel-off of the substrate, b) after the peel-off.

After the peel-off it can be observed a degradation of the results since the ON/OFF ratio decreases, the gate current increases and the  $V_{ON}$  values become more negative.

Even though the performance is not as good as the initial results (before the peel-off) it still presents a  $V_{ON}$  value near zero, a ON/OFF ratio with more than four orders of magnitude and a low hysteresis. This is a great result once it was obtained a fully conformable, encapsulated and working device as it was proposed on the beginning of this work.

## 4. Conclusions and Future Perspectives

The present work was focused on the production, characterization and improvement of TFTs using parylene as substrate, dielectric layer and encapsulation layer, in order to achieve a fully conformable, encapsulated and high performance device suitable for flexible applications such as skin electronics. After studying the parylene properties, including electrical, structural and mechanical characterization, parylene films was implemented on TFTs, then it was studied strategies to peel-off the parylene films from the glass carriers.

Thermal treatments were made to the films to study how the structural properties change with the temperature, showing an increase of crystallinity and decrease of the d-spacing, what means a compression of the crystalline lattice on the plane (0 2 0) with the increase of the temperature.

Mechanical parylene properties studied were extracted by tensile tests, such as Young's modulus, yield strain and yield stress. Although the Young's modulus is not in full accordance with the datasheet, it is high compared with other polymers, around 0.8 GPa, which makes parylene a strong candidate for flexible substrate applications.

Electrically parylene behaves as expected. This is proven by the electrical characterization of MIM capacitors that allows to obtain the  $\kappa$  value for different thicknesses and frequencies, these results show that the experimental value,  $\kappa = 3.2$ , is practically the same as the theoretical value. Furthermore, the  $\rho$  is also extracted and it is really close to the reported value on the datasheet of  $1 \times 10^{15} \Omega \cdot \text{cm}$ . Parylene can withstand high electric fields higher than 4.11 MV/cm proving that parylene has good dielectric properties

Concerning TFTs, parylene was studied as dielectric, substrate and encapsulation layers. As dielectric it was concluded that the optimum parylene thickness is from 200 nm to 300 nm, and since parylene deposition is not destructive it can be used as dielectric layer at top gate configuration TFTs. The TFTs produced with the optimum parylene thickness as dielectric, present mobilities between 10 and  $15 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$ , low leakage current, below  $10^{-11} \text{ A}$ , high On/Off ratios around  $3 \times 10^7$  and  $V_{\text{ON}}$  values of -2.0 V.

As dielectric, it was also studied the influence of the gate electrodes exposure to UV-ozone, concluding that the longer the exposure the worst the results.

From the encapsulation of the TFTs it was concluded that the  $I_{\text{Sat}}$  decreases when the TFTs are encapsulated. In addition, it improves the performance of TFTs, since the  $V_{\text{ON}}$  became closer to zero and the stability increases.

Regarding parylene as substrate layer, it is safe to affirm that despite the small differences between the TFTs on corning glass and the TFTs on parylene, it can be produced TFTs with good performance on top of a parylene film.

Conclusions about the substrate peel off can be drawn, for the smaller thicknesses the best option is to deposit a PVA film on the glass carrier before the parylene deposition without using the adhesion promoter. For thicker films it is not necessary to use PVA, depositing the parylene directly on the glass carrier also without adhesion promoter and do the peel-off just by pulling by hand the film from the glass.

From this work it is possible to conclude that when combining parylene as the three different layer it is possible to obtain high performance, protected from the environment TFTs on flexible substrates.

In respect of future perspectives, it could be interesting to study in detail parylene properties, for example how the mechanical properties of parylene, such as Young's modulus, change with temperature. Furthermore, as dielectric layer it can be optimized the adhesion between parylene and the contacts, for that plasma treatments could be performed, the method used to apply the adhesion promoter could be studied as well as the chemical bonds between the promoter and different materials suitable for the electrodes.

Further studies regarding the encapsulation could be done, such as stress tests to evaluate how the stability is influenced by the stress on encapsulated and non-encapsulated TFTs. Additionally, comparisons between encapsulated bottom gate TFTs and top gate TFTs should be performed.

In terms of using parylene as substrate, TFTs should be produced on substrates with the PVA layer underneath or on thicker parylene films depending on the application requirements. This leads to another future perspective that is the choice of where to apply this technology, and to study how to implement the produced TFTs on the chosen application. These applications might be skin electronics like biomedical sensors or wearable electronics, taking advantage of the conformal properties achieved. One potential application is the TFT based sensors such as ISFETs for detecting physiological signals (pH, glucose) directly from sweat or teardrops [46].

Another interesting concept could be to produce a fully transparent device, just by changing the electrodes material. Achieving this way, flexible and transparent TFTs for flexible and conformal flat panel displays or sensor matrix.

To improve the performance of the TFTs is recommended the production of smaller devices, for that photolithography techniques are required.

## References

- [1] D. Feili, M. Schuettler, T. Doerge, S. Kammer, K. P. Hoffmann, and T. Stieglitz, "Flexible organic field effect transistors for biomedical microimplants using polyimide and parylene C as substrate and insulator layers," *J. Micromechanics Microengineering*, vol. 1555, 2006.
- [2] A. I. Wang, "Threshold Voltage in Pentacene Field Effect Transistors with Parylene Dielectric," Massachusetts Institute of Technology, 2004.
- [3] D. Feili, M. Schuettler, T. Doerge, S. Kammer, and T. Stieglitz, "Encapsulation of organic field effect transistors for flexible biomedical microimplants," *Sensors Actuators, A Phys.*, vol. 120, pp. 101–109, 2005.
- [4] T. Trantidou, D. J. Payne, V. Tsiligiridis, Y. Chang, C. Toumazou, and T. Prodromakis, "Sensors and Actuators B : Chemical The dual role of Parylene C in chemical sensing : Acting as an encapsulant and as a sensing membrane for pH monitoring applications," *Sensors Actuators B. Chem.*, vol. 186, pp. 1–8, 2013.
- [5] K. Fakuda, T. Suzuki, D. Kumaki, and S. Tokito, "Reverse DC bias stress shifts in organic thin-film transistors with gate dielectrics using parylene-C," *Phys. Status Solidi A*, vol. 5, 2012.
- [6] M. S. Ferreira Rolho, "Otimização de filmes de Parileno como Dielétrico para TFTs," Faculdade de Ciências e Tecnologia, Universidade Nova de Lisboa, 2015.
- [7] C. D. Sheraw, D. J. Gundlach, and T. N. Jackson, "Spin-on Polymer Gate Dielectric For High Performance Organic Thin Film Transistors," *Mater. Res. Soc.*, vol. 558, pp. 403–408, 2000.
- [8] H. Search, C. Journals, A. Contact, M. Iopscience, and I. P. Address, "Organic Field-Effect Transistors with Gate Dielectric Films of Poly- p -Xylylene Derivatives Prepared by Chemical Vapor Deposition Organic Field-Effect Transistors with Gate Dielectric Films of Poly- p -Xylylene Derivatives Prepared by Chemical Vapor Depo," vol. 6614.
- [9] J. Kova and R. Srna, "Preparation and properties of thin parylene layers as the gate dielectrics for organic field effect transistors," vol. 40, pp. 595–597, 2009.
- [10] T. Sekitani and T. Someya, "Stretchable organic integrated circuits for large-area electronic skin surfaces," vol. 37, no. March, pp. 236–245, 2012.
- [11] B. Y. Sun and J. A. Rogers, "Inorganic Semiconductors for Flexible Electronics \*\*," pp. 1897–1916, 2007.
- [12] W. S. Wong and A. Salleo, "Flexible Electronics: Materials and Applications," in *Electronic Materials: Science & Technology*, 2009.
- [13] S. Yang *et al.*, "Environmentally Stable Transparent Organic / Oxide Hybrid Transistor Based on an Oxide Semiconductor and a Polyimide Gate Insulator," vol. 31, no. 5, pp. 446–448, 2010.
- [14] S. Selvarasah, "Ultrathin and Highly Flexible Parylene-C Packaged Carbon Nanotube Field Effect Transistors," Northeastern University, Boston, Massachusetts, 2007.




- [15] R. L. Crabb and F. C. Treble, "Thin Silicon Solar Cells for Large Flexible Arrays," *Nature*, vol. 213, no. 5082, pp. 1223–1224, 1967.
- [16] I.-C. Cheng, A. Kattamis, K. Long, J. C. Sturm, and S. Wagner, "Stress control for overlay registration in a-Si:H TFTs on flexible organic-polymer-foil substrates," *J. Soc. Inf. Disp.*, vol. 13, no. 7, p. 563, 2005.
- [17] D. C. Rodger, "Development of Flexible Parylene-Based Microtechnologies for Retinal and Spinal Cord Stimulation and Recording," 2008.
- [18] C. L. Chen, E. Lopez, Y. J. Jung, S. Müftü, S. Selvarasah, and M. R. Dokmeci, "Mechanical and electrical evaluation of parylene- C encapsulated carbon nanotube networks on a flexible substrate," *Appl. Phys. Lett.*, vol. 93, no. 9, 2008.
- [19] R. Robbins, "SCS Parylene Deposition Tool Manual SCS Parylene Deposition Tool Manual," *System*, pp. 1–26, 2011.
- [20] K. E. Achyuthan, P. S. Sawyer, G. Mata, G. V. W. Li, and R. Bernstein, "Parylene C Aging Studies," no. September, 2014.
- [21] Specialty Coating Systems, "History of Parylene." [Online]. Available: <https://scscoatings.com/what-is-parylene/parylene-history/>. [Accessed: 15-Aug-2017].
- [22] Advanced Coating:Parylene Coating Specialists, "Parylene History." [Online]. Available: <http://www.advancedcoating.com/parylene-history>. [Accessed: 15-Aug-2017].
- [23] E. Shin, E. Choi, and Y. Noh, "Parylene based bilayer flexible gate dielectric layer for top-gated organic field-effect transistors," *Org. Electron.*, vol. 46, pp. 14–21, 2017.
- [24] R. P. Von Metzen and T. Stieglitz, "The effects of annealing on mechanical, chemical, and physical properties and structural stability of Parylene C," *Biomed. Microdevices*, vol. 15, no. 5, pp. 727–735, 2013.
- [25] D. Park, H. Kim, J. Bong, S. Mikael, T. J. Kim, and J. C. Williams, "current annealing Flexible bottom-gate graphene transistors on Parylene C substrate and the effect of current annealing," vol. 152105, 2016.
- [26] C. Ana, "A Second-Order ADC Using Sputtered IGZO TFTs," in *SpringerBriefs in Electrical and Computer Engineering*, 2016, pp. 5–16.
- [27] L. Pereira, "Produção e caracterização de silício policristalino e sua aplicação a TFTs," Faculdade de Ciências e Tecnologia, Universidade Nova de Lisboa, 2008.
- [28] E. Fortunato, P. Barquinha, and R. Martins, "Oxide Semiconductor Thin-Film Transistors : A Review of Recent Advances," 2012.
- [29] P. Barquinha, "Transparent Oxide Thin-Film Transistors," Faculdade de Ciências e Tecnologia, Universidade Nova de Lisboa, 2010.
- [30] E. Abreu and A. Carlos, "Oxide transistors produced by solution : Influence of annealing parameters on properties of the insulator," 2015.
- [31] K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, "Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors.," *Nature*, vol. 432, no. 7016, pp. 488–492, 2004.




- [32] L. Wang, M.-H. Yoon, G. Lu, Y. Yang, A. Facchetti, and T. J. Marks, “High-performance transparent inorganic-organic hybrid thin-film n-type transistors,” *Nat. Mater.*, vol. 5, no. 11, pp. 893–900, 2006.
- [33] B. L. Wang, M. Yoon, A. Facchetti, and T. J. Marks, “Flexible Inorganic / Organic Hybrid Thin-Film Transistors Using All-Transparent Component Materials \*\*,” pp. 3252–3256, 2007.
- [34] S. C. (Scs) System, “PDS 2010 LABCOTER™ 2 Parylene Deposition System Operator ’ s Manual,” pp. 1–27, 2010.
- [35] J. Charmet, J. Bitterli, O. Sereda, M. Liley, P. Renaud, and H. Keppner, “Optimizing parylene C adhesion for MEMS processes: Potassium hydroxide wet etching,” *J. Microelectromechanical Syst.*, vol. 22, no. 4, pp. 855–864, 2013.
- [36] H. T. Kim, C.-D. Kim, S.-Y. Lee, and Y.-S. Sohn, “Effects of Annealing Temperature on Parylene-C Films Formed by Chemical Vapor Condensation Method,” *Mol. Cryst. Liq. Cryst.*, vol. 618, no. 1, pp. 139–145, 2015.
- [37] “Parylene Properties | Coating Types C, N & F | VSI Parylene.” [Online]. Available: <https://vsiparylene.com/parylene-advantages/properties/>. [Accessed: 20-Sep-2017].
- [38] S. Lai, A. Zucca, P. Cosseddu, F. Greco, V. Mattoli, and A. Bon, “Ultra-conformable Organic Field-Effect Transistors and circuits for epidermal electronic applications,” vol. 46, pp. 60–67, 2017.
- [39] “Parylene Properties,” no. 800, p. 4942.
- [40] K. C. Chinnam, S. Gupta, and H. Gleskova, “Aluminium oxide prepared by UV/ozone exposure for low-voltage organic thin-film transistors,” *J. Non. Cryst. Solids*, vol. 358, no. 17, pp. 2512–2515, 2012.
- [41] V. Radun, T. Stieglitz, V. Bucher, and A. Stett, “Evaluation of adhesion promoters for Parylene C on gold metallization,” pp. 493–497, 2015.
- [42] S. Gupta *et al.*, “Ozone oxidation methods for aluminum oxide formation: Application to low-voltage organic transistors,” *Org. Electron. physics, Mater. Appl.*, vol. 21, pp. 132–137, 2015.
- [43] S. R. Thomas, P. Pattanasattayavong, and T. D. Anthopoulos, “Solution-processable metal oxide semiconductors for thin-film transistor applications,” *Chem. Soc. Rev.*, vol. 42, no. 16, p. 6910, 2013.
- [44] A. Kiazadeh *et al.*, “Improving positive and negative bias illumination stress stability in parylene encapsulated IGZO transistors,” *Appl. Phys. Lett.*, vol. 109, no. 5, 2016.
- [45] N. Münzenrieder *et al.*, “Oxide Thin-Film Transistors on Fibers for Smart Textiles,” pp. 1–9, 2017.
- [46] J. Kim *et al.*, “Wearable smart sensor systems integrated on soft contact lenses for wireless ocular diagnostics,” *Nat. Commun.*, vol. 8, p. 14997, 2017.




## Appendix A




**1** Not patterned parylene deposition for substrate




**2** Aluminum deposition using shadow mask to create the gate contact




**3** Not patterned parylene deposition as dielectric



**4** IGZO deposition using shadow mask



**5** Source and drain contacts of aluminum deposited using shadow mask




**6** Dry etching by O<sub>2</sub> plasma to open access to the gate contacts

*FigureA.0.1 – Schematic of the several depositions during the TFTs fabrication*




## Appendix B



*Figure B.0.1 - Shadow mask used to produce the MIM capacitors.*

The shadow mask presented at Figure B.0.1 was used to produce both contacts of the MIM structures. For that, on the second aluminum deposition, the mask needs to suffer a rotation of  $180^\circ$  in relation to the first deposition.

With this mask it was possible to produce 4 samples with 6 MIM capacitors at each sample, the size of the lines of the mask are, from the larger to the smaller: 2.0 mm; 1.5 mm; 1.0 mm; 0.75 mm; 0.5 mm and 0.25 mm.





*Figure B.0.2 - Shadow mask used to accede the contacts by dry etching.*

On Figure B.0.2 is represented the mask used to do the dry etching of parylene as dielectric and encapsulation layer. This mask is needed because it is not possible to pattern the parylene layers, since parylene is deposited by CVD it deposits under the shadow masks and in every place where the molecules can reach.


## Appendix C

Table C.1 – Transfer curves of the TFTs produced for the thickness study of the dielectric layer, on the left the best TFT for each thickness and each size, on the right all the TFTs for each condition.












Table C.2 – Parameters extracted from the TFTs produced for the thickness study of the dielectric layer.

Mass (g)	Thickness (nm)	W/L	V <sub>T</sub> (V)	ON/OFF	I <sub>Sat</sub> (μA)	I <sub>G</sub> (pA)	V <sub>ON</sub> (V)	S (V/dec)	Hysteresis (V)	μ <sub>Sat</sub> (cm <sup>2</sup> /V s)	Yield (%)	No. of devices
0.2	137	1000/100	1.16±0.14	1.33×10 <sup>7</sup>	10.28±0.23	4.44±3.13	-1.30±0.20	0.21±0.07	0.14±0.05	11.07±0.78	36	14
		500/50	0.38±0.41	1.68×10 <sup>7</sup>	30.48±0.97	6.38±11.6	-2.93±0.66	0.13±0.09	0.25±0.17	15.76±2.7	67	9
0.3	202	1000/100	1.31±0.85	2.68×10 <sup>7</sup>	20.86±10.99	5.30±4.30	-2.40±1.41	0.22±0.10	0.20±0.13	12.30±1.72	45	11
		500/50	2.24±0.34	2.57×10 <sup>7</sup>	20.00±4.24	1.90±1.34	-0.92±0.89	0.16±0.08	0.32±0.09	12.97±1.43	75	8
0.5	340	1000/100	0.62±0.39	9.01×10 <sup>6</sup>	7.07±1.66	18.90±26.10	-4.18±0.88	0.38±0.24	0.26±0.14	10.89±0.62	56	9
		500/50	0.67±0.30	3.17×10 <sup>7</sup>	7.08±3.18	1.84±1.30	-3.36±0.96	0.29±0.15	0.43±0.34	12.99±2.19	83	6
0.7	409	1000/100	0.39±0.78	5.15×10 <sup>6</sup>	4.22±1.44	1.68±0.90	-4.90±2.57	0.49±0.10	0.32±0.12	6.28±1.66	100	6
		500/50	0.74±0.84	3.35×10 <sup>7</sup>	12.1±0.48	1.48±1.02	-6.55±0.78	0.68±0.11	0.51±0.28	10.53±2.93	50	10
1.0	658	1000/100	10.72±2.20	1.13×10 <sup>9</sup>	68.7±48.30	35.00±8.66	-0.75±4.57	0.58±0.13*	25.83±7.01	8.34±2.91	100	3
		500/50	-1.78±4.62	1.51×10 <sup>7</sup>	6.63±3.66	1.25±0.65	-13.1±9.32	1.14±0.68	1.15±0.90	6.09±1.66	100	5
1.5	1015	1000/100	16.45±1.01	3.57×10 <sup>8</sup>	12.90±3.73	14.33±1.61	4.17±2.57	0.33±0.09*	19.33±6.01	3.81±1.63	100	3
		500/50	3.94±0.35	1.88×10 <sup>6</sup>	3.19±0.66	3.33±1.15	-4.53±1.01	0.32±0.09*	14.33±0.58	6.55±2.44	100	3

2.0	1432	1000/100	10.46±1.90	1.71×10 <sup>8</sup>	10.53±3.20	11.00±7.81	0.50±9.26	0.51±0.32*	16.83±15.0 2	6.48±1.56	100	3
		500/50	6.86±1.89	8.18×10 <sup>8</sup>	16.20±13.3	3.93±3.10	-7.10±1.77	1.22±1.15	10.17±7.08	6.99±2.65	60	5

\*S values not in accordance with the rest of the parameters, it is due to the bad behavior of the TFTs, presented on the transfer curves.